Enhanced Network Intrusion Detection System

Sanu Skaria¹, Robin Abraham², Ajith Kurian Issac³

¹Electronics and Communication Department, MG University, Muvattupuzha, Kerala, India

² Electronics and Communication Department, MG University, Muvattupuzha, Kerala, India

³Wipro Technologies, VLSI Division, Kochi, Kerala, India

Abstract

Network intrusion detection systems plays an important role in today's networking because of the increase in network traffic and due to the growing number of network attacks. Many software and hardware approaches are proposed to implement network intrusion detection system. State traversal algorithm based on memory architecture has attracted a lot of attention because of its easy reconfigurability and scalability. But the state traversal algorithm doesn't provide any solution for similar states present in certain patterns. It is often referred to as loop back problem. This paper proposes a method which successfully eliminates the loop back problem and achieves the very high memory efficiency.

Keywords: State Traversal Algorithm, Pattern, Finite State Machine, Loop Back Problem

1. Introduction

Network intrusion detection systems mostly place at strategic points in a network, so that it can monitor the traffic travelling to or from different devices on that network. An efficient intrusion detection system should successfully eliminate threats with minimal hardware requirements. State traversal algorithm based on pattern matching technique successfully eliminates the network attacks. Also it offers very high memory efficiency compared to its predecessors like AC algorithm [2]. As the amount of attack patterns increasing day by day, the system need to accommodate all of them. This creates a huge memory overhead for storing and processing these patterns. So it is required to adopt a memory efficient practice. The only exception to this in state traversal algorithm is the loop back problem while merging pseudo equivalent states [1].

In this paper we propose a simple and efficient way to resolve the loop back problem existing in the state traversal algorithm [1]. The modified hardware architecture will resolve the loop back problem existing in the state traversal algorithm. We successfully implemented the modified architecture and found to be effective in resolving the loop back problem. With this modification the memory efficiency can further increased which results in even less memory usage than the state traversal algorithm. The simulation experiments results shows reduction in memory usage.

2. Overview and Problem Description

Network intrusion detection systems are generally implemented using finite state machines. In State traversal algorithm, state transition graph for the attack patterns are developed initially. To reduce the memory usage, similar states are merged to form a single state. For example consider fig 1 which is the state diagram for matching two string patterns "pxyz" and "jxyk". Here states corresponding to "x and y" ie states 2, 6 and states 3, 7 are similar states because they have identical input transitions, identical failure transition, identical if_Final bit and different next states [1].

After merging similar states the new state diagram will look like fig 2. Here for the new state 26 and 37 the pa_Vec and if_Final bits are updated by taking the union of the corresponding states pa_Vec and if_Final [1].Considering the large number of virus patterns going to be implemented in the system, this method of merging similar states achieves high memory efficiency by reducing the number of states to implement the state machine. In addition, the concept of pre_Reg ensures that the state machine will detect only correct patterns [1]. IJREAT International Journal of Research in Engineering & Advanced Technology, Volume 1, Issue 3, June-July, 2013 ISSN: 2320 - 8791 www.ijreat.org



Fig. 1 State diagram of "pxyz" and "jxyk"

2.1 Loop Back Problem

If two patterns have more than one set of similar pattern subsets between them, the state machine may produce incorrect decisions due to loop back problem. In such a situation merging cannot be done between states. Consider two patterns "pbcdek" and "jdebcs" and state diagram for them is shown in fig3. Here states corresponding to "bc" and "de" are similar. So after merging similar states the state machine will look like fig 4.



Fig. 3 State diagram of "pbcdek" and "jdebcs"







Fig. 2 State diagram after merging similar states

State machine in fig 4 may produce false positive results due to loop back problem. If the input pattern is "pbcdebcdek", then the state machine reaches state 6 which is the final state of pattern "pbcdek". This is because the above merging has caused looped transitions in the state diagram. That means a non virus pattern is mistaken as a virus pattern. In this case merging is not possible.

3. Problem Solution and System Architecture

Fig 5 is the modified hardware architecture for solving loopback problem in state traversal algorithm. The proposed hardware architecture will eliminate the loopback problem by introducing a new circuitry for the if_Final generation logic. A pattern is said to be detected in state traversal algorithm when the if_Final bit goes high. In the proposed modified hardware architecture we have altered the way the module raises its if_Final bit. As long as if_Final bit is low a pattern is said to be never detected. In the

WWW.ijreat.org Published by: PIONEER RESEARCH & DEVELOPMENT GROUP (www.prdg.org)

IJREAT International Journal of Research in Engineering & Advanced Technology, Volume 1, Issue 3, June-July, 2013 ISSN: 2320 - 8791 www.ijreat.org

new method we have introduced additional logic so as to make sure a wrong pattern is never detected and it also allows efficient merging of all the pattern types. Consider the above example for loop back problem. In fig 6 input string "pbcdebcdek" will result in a false detection as explained earlier. In order to fix this we have included a new block called n_valid detector and counter circuit. The circuit will detect assertion of n_valid signal and the counter continues to count it. The n_valid signal acts as an enable for the counter. The counter will be reset to zero whenever the n_valid is deasserted or when count reaches its maximum count value or when system reset is applied. After reaching the final state, the module will check whether the n_valid count



Fig. 5 Hardware architecture

value is same as the pattern length that is 6 in this case. If yes, the if_final is ANDed with the output of the counter module to generate a new signal pat_det. If that is high the pattern is detected. In the above example the pattern length is 6 but for the pattern "pbcdebcdek" the pattern length is 10. So after reaching final state module will check for the count value against the pattern length that is 6 which is not equal to pattern length, the pat_det is not asserted and it is not detected as a pattern. The AND gate also has a bit wise ORfed output of the pre_Reg as one of the input. This will make sure that at the end of the pattern, the pre_Reg contents are also nonzero. This ensures that only valid patterns are detected.



Fig. 6 The merged state diagram for the following patterns"pbcdek" and "jdebcs" with loop back

WWW.ijreat.org Published by: PIONEER RESEARCH & DEVELOPMENT GROUP (www.prdg.org)



4. System Description

4.1Clock and Reset for the Module

The design is working on a periodic clock with 50% duty cycle and is fed through a module pin called clk_i. The module uses an asynchronous reset. Upon reset the module registers will reset to its initial state 4.3A2P (Address to Position)

This unit of the module will take the output of the address register and based on the value of the register it generates the corresponding memory address in which the next state transition is stored.

4.4 Valid Memory

The module has a memory block which stores the state information on particular address. The output address from A2P will point to a particular location in the memory block. The contents are then used to extract valid state, pa_Vec and if_Final bits based on the incoming patterns.

4.5 Pre_Reg

The output from the memory consists of pa_Vec along with next state and "if_Final". The pa_Vec is taken from the memory and is stored in a register called "pre_Reg". The value in the pre_Reg is then anded with the previous value during the transition.

4.6 Ns_Cntrl Block

The ns_cntrl block is used to select between failure state and valid state based on the "n_valid" and the output from "pre_Reg". This determines what should be the value in the address register depending on whether it is valid state transition or invalid transition.

4.7 Failure State

When an input pattern comes and it is not producing a valid transition, then the address register should be updated with failure state. For that whenever failure transition occurs, the failure state is updated. This is taken care by the failure state memory.

4.8 N_valid Detector and Counter Circuit

Whenever a valid state transition occurs the n_valid bit goes low. The detector circuit will detect whenever the n_valid goes low and generates the enable for the counter circuit. The counter circuit counts the number of clock cycles the n_valid remains low. The counter will be reset when the count reaches its maximum value. Whenever the last state is reached the the circuit will check whether the count value is equal to the pattern length, then only it will assert the pat_det signal.

5. Result

The hardware architecture is coded in verilog and simulated using modelsim. The observed waveform result is shown in fig 8.

IJREAT International Journal of Research in Engineering & Advanced Technology, Volume 1, Issue 3, June-July, 2013 ISSN: 2320 - 8791 www.ijreat.org

🔶 /NIDS/dk_i St0	<u>uu</u>	uuuu	ww	mm	uu	nnn		<u>nunu</u>	JUUU	որսիսիս	лΡ
/NIDS/async_rst_n St1											
NIDS/input char 010	000111		Yn Yn Yn Yr	<u> Yn Yn Yn Yn</u>	Yn Yn Yn Yn	Y0100 Y0 Y0 Y0 Y			Yo Yo Yo Yo Yo Yo		36
NIDS/pattern det 000	000110	jan jan jan ja	inn	0000	300000010		101	1000011		100000101	
/NIDS/if_final St0											
ANDS/address_reg 001	1001000111 000000000	00	1(0(0	0(0(0)0)	0)0(0)0	<u>(0(0(0(0)0.</u>		10	010101010.	<u>)01010101010.</u>	101
🛃 /NIDS/failure_state 000	000 0000	0		(00000	0(000	100) 0	. (0		(0 (0 (00000	(a)aaaaa	
🖬 🔷 /NIDS/prereg_q 🛛 111	-011)100	(111	1001)111	2001 2111	X010 111	1)001 (111 100	‡111 ‡001	
	00010000 0000000000)010101))()()()	10.10.10.10.1	0)0(0(0	1 010000010000)0	<u>to xo to xo to to</u>	to to to to t	0 10 10 10 10 10	do to to to to to to	101
/NIDS/pat_ent 000	000110 0000000		(00)	00001)00000010		(0)	0000011	00000100	00000101	
/NIDS/data_val_reg 1											
/NIDS/current_state 000	100 0000	10 10 10 1	0.10.10.10	10 10 10 10 1	օրըը	10 100000 30.	10 10 10 10 10 10		0 10 10 10 10 10	<u>, o to t</u>	101
/NIDS/valid_state UUU		<u>, 101010</u>	<u>1101010</u>	<u>10101010</u>)	<u>aaaa</u>	<u>,0100000)0.</u>	<u>.1010.10.10.10.10</u>	<u>. 10 . 10 . 10 . 10 . 10 . 1</u>	<u>010101010</u> .	<u>.)0.10.)0.10.10.10.</u> 1	101
/NIUS/n_vaid 1											_
- AND SZpattern_det HL2	001110	Vo to Vo V	- Yo Yo Yo				to vo vo vo to to	to Vo to Vo to V	<u></u>	Va ta Va ta Va ta	10
AllDS/vaid_data UUU		dUdUdU	1101010	.UU	u.,u.,u.,u.,	<u></u>	. 10 10 10 10 10.		U		dlane
MIDS/nath ver 111	111	** ****	1 11	10 111	0 1111 YO	*111	10 Y111 10 11	10 111 10 1	111 11 111	VI 1 VO 111	10
NIDS/preren d 111	(111	1100	Y1	1001	1111 Y001	1111	1010 11	1001 Y	111 1100	11 1001	<u></u>
NIDSAvalid memory 000		10 10 10 1		10 10 10 10 1	n Yn Yn Yn Y	TO 10000010000 VO				YO YO YO YO YO YO	n t
ANIDS/valid memory St1		, <u>s</u> ,s,				0					-
ANDS/valid memory 000	0001110		<u>n Ya Ya Ya</u>			0.000001110 0	to to to to to to		n in in in in in	נסרסי מי מי מי	10
				Cital Cital							

Fig.8 Simulation result showing loop back problem is completely eliminated.

6. Conclusion

In this paper, we presented a new approach for overcoming loop back problem. The proposed method achieves high memory efficiency with minimum hardware complexity.

References

[1]Cheng-Hung Lin, and Shih Cheih,"Efficient pattern matching algorithm for memory architecture",IEEE transactions on very large scale integration systems (VLSI) ,vol.19, No.1, January 2011. [2] Vassilis Dimopoulos, Ioannis Papaefstathiou, and Dionisios Pnevmatikatost, "A Memory-Efficient Reconfigurable Aho-Corasick FSM Implementation for Intrusion Detection Systems", International Conferenceon DigitalObjectIdentifier: 10.1109/ICSA MOS.2007.4285750, Publication Year:2007, Page(s): 186 – 193.

[3] Brodie, R Cytron, and D. Taylor, "A scalable architecture for high-throughput regular-expression pattern matching," in Proc. 33rd Int. Symp. Comput. Arch.(ISCA),2006,pp.191–122.

